Bobinas P4G
  • Login
  • Public

    • Public
    • Groups
    • Popular
    • People

Conversation

Notices

  1. niconiconi (niconiconi@cybre.space)'s status on Sunday, 18-Aug-2019 15:21:21 UTC niconiconi niconiconi

    Fully assembled my #Z80 backplane!

    Nothing fancy for now, it's just a passive board with a USB power port, and a power-on reset button using the 555 timer as a Schmitt trigger inverter.

    Time to design the RAM/ROM board.

    #retrocomputing #electronics

    In conversation Sunday, 18-Aug-2019 15:21:21 UTC from cybre.space permalink

    Attachments


    1. https://storage.gra5.cloud.ovh.net/v1/AUTH_011f6e315d3744d498d93f6fa0d9b5ee/qotoorg/media_attachments/files/005/112/753/original/3ae5583baec767cc.jpeg

    2. https://storage.gra5.cloud.ovh.net/v1/AUTH_011f6e315d3744d498d93f6fa0d9b5ee/qotoorg/media_attachments/files/005/112/754/original/c9b8eb35a93258bd.jpeg

    3. https://storage.gra5.cloud.ovh.net/v1/AUTH_011f6e315d3744d498d93f6fa0d9b5ee/qotoorg/media_attachments/files/005/112/755/original/2f28cd1aab8d6029.png
    • ziggys likes this.
    • 🎓 Dr. Freemo :jpf: 🇳🇱 repeated this.
    • Bernie (codewiz@mstdn.io)'s status on Saturday, 24-Aug-2019 17:27:58 UTC Bernie Bernie

      @niconiconi The thing on the right must be the bus demultiplexer which was needed on Z80 and 8086...

      I never understood why they designed a multiplexed bus that differs from all RAM chips and requires an external chip with a latch wasting a clock on each access. Duh?

      #retrocomputing #electronics

      In conversation Saturday, 24-Aug-2019 17:27:58 UTC permalink
    • Bernie (codewiz@mstdn.io)'s status on Saturday, 24-Aug-2019 17:30:44 UTC Bernie Bernie
      in reply to

      @niconiconi The 6502 and the 68000 could be connected to ram directly. And they were the awesomest 8bit and 16/32bit chips of the era.

      Amiga rulez!

      #c64 #amiga #retrocomputing

      In conversation Saturday, 24-Aug-2019 17:30:44 UTC permalink
    • Bernie (codewiz@mstdn.io)'s status on Saturday, 24-Aug-2019 17:40:43 UTC Bernie Bernie

      @niconiconi Mea culpa, that thing on the right was clearly not a latch and clearly not demuxing anything! 🤦♂️

      In conversation Saturday, 24-Aug-2019 17:40:43 UTC permalink
    • Bernie (codewiz@mstdn.io)'s status on Saturday, 24-Aug-2019 17:42:07 UTC Bernie Bernie
      in reply to

      @niconiconi And the thing on the left is just for mapping the high bits of the address bus to the chipselects.

      In conversation Saturday, 24-Aug-2019 17:42:07 UTC permalink
    • Bernie (codewiz@mstdn.io)'s status on Saturday, 24-Aug-2019 17:50:17 UTC Bernie Bernie

      @niconiconi That ATmega there is much more powerful than the main processor, lol 🙂

      In conversation Saturday, 24-Aug-2019 17:50:17 UTC permalink
    • niconiconi (niconiconi@cybre.space)'s status on Sunday, 25-Aug-2019 20:38:46 UTC niconiconi niconiconi

      RAM board schematic is almost finished. Let's see if it's doable on a PCB, if not, the in-system programmer would be a separate board. #retrocomputing #electronics

      In conversation Sunday, 25-Aug-2019 20:38:46 UTC permalink

      Attachments


      1. https://storage.gra5.cloud.ovh.net/v1/AUTH_011f6e315d3744d498d93f6fa0d9b5ee/qotoorg/media_attachments/files/005/191/434/original/905f6506a7f2e6b8.png
      🎓 Dr. Freemo :jpf: 🇳🇱 repeated this.

Feeds

  • Activity Streams
  • RSS 2.0
  • Atom
  • Help
  • About
  • FAQ
  • Privacy
  • Source
  • Version
  • Contact

Bobinas P4G is a social network. It runs on GNU social, version 2.0.1-beta0, available under the GNU Affero General Public License.

Creative Commons Attribution 3.0 All Bobinas P4G content and data are available under the Creative Commons Attribution 3.0 license.